Digital Logic Circuits: Unit II: Combinational Circuits

Parallel Subtractor

Block diagram, Working Principle | Combinational Circuits

Home | Department: EEE Department | Subject: Digital Logic Circuits |
Next >>

• The subtraction of binary numbers can be done most conveniently by means of complements. Remember Cout3’ that the subtraction A-B can be done by taking the 2's complement of B and adding it to A.

Parallel Subtractor

• The subtraction of binary numbers can be done most conveniently by means of complements. Remember Cout3’ that the subtraction A-B can be done by taking the 2's complement of B and adding it to A. The 2's complement can be obtained by taking the l's complement and adding one to the least significant pair of bits. The l's complement can be implemented with inverters and a one can be added to the sum through the input carry, as shown in the Fig. 3.14.1.


Review Question

1. Draw and explain 4-bit parallel subtractor.

 

Digital Logic Circuits: Unit II: Combinational Circuits : Tag: : Block diagram, Working Principle | Combinational Circuits - Parallel Subtractor

Home | Department: EEE Department | Subject: Digital Logic Circuits |
Next >>

Digital Logic Circuits: Unit II: Combinational Circuits


Combinational Circuits - Digital Logic Circuits

Boolean Algebra - Terminology, Postulates and Laws, Boolean Theorems, Truth table, Example Problems

Representation of Logic Functions - SOP and POS Forms

Karnaugh Map (K-map) Representation and Minimization using K-maps

Minimization of SOP Expressions - Karnaugh Map (K-map)

Minimization of POS Expressions - Karnaugh Map (K-map)

Five-Variable K-map - with Example Problems

Six-Variable K-map - with Example Problems

Limitations of K-maps

Implementation of Logic Functions using Logic Gates - Symbol, Boolean Expression, Truth Table, Operation function, Example Problems

Introduction to Combinational Logic Circuit - Design Procedure

Adders - Half, Full Adder | Logic diagram, Truth Table, Operation function, Example Problems

Subtractors - Logic diagram, Truth Table, Operation function, Example Problems | Combinational Circuits

Parallel Adder - Block diagram, Working Principle | Combinational Circuits

Parallel Subtractor - Block diagram, Working Principle | Combinational Circuits

Under Subject


Digital Logic Circuits

Digital Logic Circuits

EE3302 3rd Semester EEE Dept | 2021 Regulation | 3rd Semester EEE Dept 2021 Regulation


Related Subjects


Probability and complex function

Probability and complex function

MA3303 3rd Semester EEE Dept | 2021 Regulation | 3rd Semester EEE Dept 2021 Regulation

Electromagnetic Theory

Electromagnetic Theory

EE3301 3rd Semester EEE Dept | 2021 Regulation | 3rd Semester EEE Dept 2021 Regulation

Digital Logic Circuits

Digital Logic Circuits

EE3302 3rd Semester EEE Dept | 2021 Regulation | 3rd Semester EEE Dept 2021 Regulation

Electron Devices and Circuits

Electron Devices and Circuits

EC3301 3rd Semester EEE Dept | 2021 Regulation | 3rd Semester EEE Dept 2021 Regulation

Electrical Machines I

Electrical Machines I

EE3303 EM 1 3rd Semester EEE Dept | 2021 Regulation | 3rd Semester EEE Dept 2021 Regulation

C Programming and Data Structures

C Programming and Data Structures

CS3353 3rd Semester EEE, ECE Dept | 2021 Regulation | 3rd Semester EEE Dept 2021 Regulation